Here you can ask questions and find or give answers to organizational, academic and other questions about studying computer science.

1.1k questions

1.3k answers

1.7k comments

557 users

Most popular tags

vrs vrs_exam vrs_exercise ltl exam ctl dira omega_automata rosy parallel_computing ltl_model_checking mbes processor_architecture zielonka sequent-calculus local-model-checking se1 lo2 automata bdd mu-calculus simplex temporal rosy_exam greatest-simulation zdd2fdd vrs_lecture kripke studiengang_reform bdd2fdd exists-algorithm tool fourier_motzkin equivalance bdd2zdd studiengangswechsel ctl_model_checking fdd2bdd floating_point_arithmetic snf induction breakpoint simulation zdd curriculum_change symbolic_computation fdd2zdd predicate_logic dynamic_scheduling cmd b_complement_multiplication constrain-algorithm compose-algorithm #parallel_computing minic i2sc format robdd acceptance curriculum_update basic_block_scheduling unit-tests finroc sche ddd2zdd zdd2bdd vrs_cheatsheet hrs infinite_path branch-bound pre-requisite thesis functional state-machine uml-diagram embedded-system ml1 registration pipeline_conflicts vector_computers actiontable modulo_scheduling static_scheduling organisation lo1 conditional #pram restrict ite programming compiler abacus scheduling parallel forall notation shannon important predecessors fdd

Categories

State Transition diagram for Omega Automata

0 votes

In q => !q' | (q' <-> b), => does not seem to be same as -> (implies) condition.

in * TF "Emb. Sys. and Rob." by (140 points)

1 Answer

0 votes
(c => p1 | p0) means "if c then p1 else p0", i.e., c&p1 | !c&p0 (see Chapter on Propositional logic, page 4).
by (170k points)

Related questions

 | Snow Theme by Q2A Market
Powered by Question2Answer
Imprint | Privacy Policy
...